Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC
نویسندگان
چکیده
منابع مشابه
application of upfc based on svpwm for power quality improvement
در سالهای اخیر،اختلالات کیفیت توان مهمترین موضوع می باشد که محققان زیادی را برای پیدا کردن راه حلی برای حل آن علاقه مند ساخته است.امروزه کیفیت توان در سیستم قدرت برای مراکز صنعتی،تجاری وکاربردهای بیمارستانی مسئله مهمی می باشد.مشکل ولتاژمثل شرایط افت ولتاژواضافه جریان ناشی از اتصال کوتاه مدار یا وقوع خطا در سیستم بیشتر مورد توجه می باشد. برای مطالعه افت ولتاژ واضافه جریان،محققان زیادی کار کرده ...
15 صفحه اولJRoute: A Run-Time Routing API for FPGA Hardware
JRoute is a set of Java classes that provide an application programming interface (API) for routing of Xilinx FPGA devices. The interface allows various levels of control from connecting two routing resources to automated routing of a net with fanout. This API also handles ports, which are useful when designing object oriented macro circuits or cores. Each core can define its own ports, which c...
متن کاملFpga Based Patient Monitoring System Using Sopc
In this paper, a new method of patient monitoring system has been proposed by employing a system on programmable chip (SOPC) using field programmable gate array (FPGA) processor, due to drawbacks in embedded based patient monitoring system. SOPC based FPGA system measures multiple bio-signals such as Electrocardiogram (ECG), saturation level of oxygen (SaO2) in hemoglobin, body temperature and ...
متن کاملRun-time Adaptation for Multi-Core Execution
Contention over shared resources is one of many variables affecting parallel performance on modern multi-core processors. The issue is of particular interest because it the primary factor limiting fully independent threads/processes which would otherwise showcase linear speedup with each additional core. Furthermore, addressing the problem is a non-trivial task. Shared-resource contention, whil...
متن کاملMulti-board Run-time Reconfigurable Implementation of Intrinsic Evolvable Hardware
A multi-board run-time reconfigurable (MRTR) system for evolvable hardware (EHW) is introduced with the aim to implement on hardware the bidirectional incremental evolution (BIE) method. The main features of this digital intrinsic EHW solution rely on the multi-board approach, the variable chromosome length management and the partial configuration of the reconfigurable circuit. These three feat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computers
سال: 2018
ISSN: 2073-431X
DOI: 10.3390/computers7040052